

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Yu

Title:

A PROCESS FOR MANUFACTURING

TRANSISTORS HAVING

SILICON/GERMANIUM CHANNEL

REGIONS

Appl. No.:

Unknown

Filing Date:

Unknown

Examiner:

Unknown

Art Unit:

Unknown





UTILITY PATENT APPLICATION TRANSMITTAL

Assistant Commissioner for Patents Box PATENT APPLICATION Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. § 1.53(b) is the nonprovisional utility patent application of:

Bin Yu

Enclosed are:

- [X] Specification, Claim(s), and Abstract (15 pages).
- [X] Informal drawings (2 sheets, Figures 1-6).
- [X] Declaration and Power of Attorney (4 pages).
- [X] Assignment of the invention to Advanced Micro Devices, Inc..
- [X] Assignment Recordation Cover Sheet.
- [X] Check in the amount of \$40.00 for Assignment recordation.
- [] Small Entity statement.
- [] Information Disclosure Statement.

[] Form PTO-1449 with copies of ___ listed reference(s).

The filing fee is calculated below:

	Claims as Filed		Included in Basic Fee	i	Extra Claims		Rate		Fee Totals
Basic Fee							\$690.00		\$690.00
Total Claims:	26	-	20	=	6	x	\$18.00	_	\$108.00
Independents:	4		3	=	1	×	\$78.00	=	\$78.00
If any Multiple [Dependent C	laim(s) present:			+	\$260.00	=	\$0.00
							SUBTOTAL:	=	\$876.00
[]	Small	Enti	ty Fees A	Apply	/ (subtrac	ct ½	of above):	=	\$0.00
					TOT	AL F	ILING FEE:	=	\$876.00

- [X] A check in the amount of \$876.00 to cover the filing fee is enclosed.
- [] The required filing fees are not enclosed but will be submitted in response to the Notice to File Missing Parts of Application.
- [X] The Assistant Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 C.F.R. §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 06-1447. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Assistant Commissioner is authorized to charge the unpaid amount to Deposit Account No. 06-1447.

Please direct all correspondence to the undersigned attorney or agent at the address indicated below.

Respectfully submitted,

Date 6- 入 1-00

FOLEY & LARDNER

Firstar Center

777 East Wisconsin Avenue

Milwaukee, Wisconsin 53202-5367

Telephone: (414) 297-5768 Facsimile: (414) 297-4900 Joseph N. Ziebert

Attorney for Applicant Registration No. 35,421

U.S. PATENT APPLICATION

For

A PROCESS FOR MANUFACTURING TRANSISTORS HAVING SILICON/GERMANIUM CHANNEL REGIONS

Inventor:

Bin Yu

15

20

25

A PROCESS FOR MANUFACTURING TRANSISTORS HAVING SILICON/GERMANIUM CHANNEL REGIONS

CROSS REFERENCE TO RELATED APPLICATIONS

	The present application	on entitled, "A Process For Manufacturing
5	Transistors Having Silicon/German	ium Channel Regions," is related to U.S.
	Application Serial No.	, filed on an even date herewith by Yu
	(Attorney Docket No. 39153-268).	

BACKGROUND OF THE INVENTION

The present invention relates generally to integrated circuits (ICs) and methods of manufacturing integrated circuits. More particularly, the present invention relates to a method of manufacturing integrated circuits having transistors with specialized channel regions.

Integrated circuits (ICs), such as, ultra-large scale integrated (ULSI) circuits, can include as many as one million transistors or more. The ULSI circuit can include complementary metal oxide semiconductor (CMOS) field effect transistors (FETS). The transistors can include semiconductor gates disposed above a channel region and between drain and source regions. The drain and source regions are typically heavily doped with a P-type dopant (boron) or an N-type dopant (phosphorous).

The drain and source regions generally include a thin extension that is disposed partially underneath the gate to enhance the transistor performance. Shallow source and drain extensions help to achieve immunity to short-channel effects which degrade transistor performance for both N-channel and P-channel transistors. Short-channel effects can cause threshold voltage roll-off and drain-inducted barrier-lowering. Shallow source and drain extensions and, hence, controlling short-channel effects, are particularly important as transistors become smaller.

Conventional techniques utilize a double implant process to form shallow source and drain extensions. According to the conventional process, the

10

15

20

25

30

source and drain extensions are formed by providing a transistor gate structure without sidewall spacers on a top surface of a silicon substrate. The silicon substrate is doped on both sides of the gate structure via a conventional doping process, such as, a diffusion process or an ion implantation process. Without the sidewall spacers, the doping process introduces dopants into a thin region just below the top surface of the substrate to form the drain and source extensions as well as to partially form the drain and source regions.

After the drain and source extensions are formed, silicon dioxide spacers, which abut lateral sides of the gate structure, are provided over the source and drain extensions. With the silicon dioxide spacers in place, the substrate is doped a second time to form deep source and drain regions. During formation of the deep source and drain regions, further doping of the source and drain extensions is inhibited due to the blocking characteristic of the silicon dioxide spacers. The deep source and drain regions are necessary to provide sufficient material to connect contacts to the source and drain regions.

As transistors become smaller, it is desirous to increase the charge carrier mobility in the channel region. Increasing charge carrier mobility increases the switching speed of the transistor. Channel regions formed from materials other than silicon have been proposed to increase charge carrier mobility. For example, conventional thin film transistors which typically utilize polysilicon channel regions have been formed on a silicon germanium (Si-Ge) epitaxial layer above a glass (SiO₂) substrate. The Si-Ge epitaxial layer can be formed by a technique in which a semiconductor thin film, such as, an amorphous silicon hydride (a-Si:H), an amorphous germanium hydride (a-Ge:H) or the like is melted and crystallized by the irradiation of pulse laser beams.

In a bulk type device, such as, a metal oxide semiconductor field effect transistor (MOSFET), the use of Si-Ge materials could be used to increase charge carrier mobility, especially hole type carriers. A channel region containing germanium can have carrier mobility 2-5 times greater than a conventional Si channel region due to reduced carrier scattering and due to the reduced mass of holes in the germanium-containing material. According to conventional Si-Ge formation techniques for bulk-type devices, a dopant implanted molecular beam

2

epitaxy (MBE) technique forms a Si-Ge epitaxial layer. However, the MBE technique requires very complicated, very expensive equipment and is not feasible for mass production of ICs.

Thus, there is a need for an integrated circuit or electronic device that includes channel regions with higher channel mobility. Further still, there is a need for transistors with a thin Si-Ge channel region and deep source and drain regions. Even further still, there is a need for a method of manufacturing a transistor having a thin Si-Ge channel region on a bulk-type semiconductor substrate.

10

15

20

25

5

SUMMARY OF THE INVENTION

An exemplary embodiment relates to a method of manufacturing an integrated circuit. The method includes providing an amorphous semiconductor material, annealing the amorphous semiconductor material, and doping to form source and drain regions. The amorphous semiconductor material contains germanium and is provided above a bulk substrate of semiconductor material. Excimer laser annealing the amorphous semiconductor material forms a single crystalline semiconductor layer containing germanium. The source and drain regions can be formed by doping the single crystalline semiconductor layer and the substrate at a source location and a drain location. A channel region between the source region and the drain region includes a thin semiconductor germanium region.

Another exemplary embodiment relates to a method of manufacturing an ultra-large scale integrated circuit including a transistor. The method includes steps of depositing a silicon germanium material above a top surface of a semiconductor substrate, annealing the silicon germanium material, depositing a silicon material above the silicon germanium material, annealing the silicon material, and providing a source region and a drain region for the transistor. The source region and the drain region are deeper than a combined thickness of the silicon germanium material and the silicon material.

30

Still another embodiment relates to a process of forming a transistor with a silicon germanium channel region. The process includes depositing a thin

10

15

20

25

30

amorphous silicon germanium material, annealing the silicon germanium material, depositing a thin amorphous silicon material, annealing the silicon material, and providing a source region and a drain region for the transistor. The thin amorphous silicon germanium material is provided above a top surface of a semiconductor substrate. Annealing the silicon germanium material forms single crystalline silicon germanium material is provided above the single crystalline silicon germanium material. Annealing the silicon material forms single crystalline silicon material. The source and drain region extend into the substrate.

Yet another embodiment relates to a transistor. The transistor includes source and drain regions disposed in a bulk semiconductor substrate. The transistor also includes a silicon-germanium channel region between the source and drain regions.

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments will hereafter be described with reference to the accompanying drawings, wherein like numerals denote like elements, and:

FIGURE 1 is a cross-sectional view of a portion of an integrated circuit in accordance with an exemplary embodiment, the integrated circuit including a transistor provided on a semiconductor substrate, the transistor having a channel region which includes a semiconductor and germanium material;

FIGURE 2 is a cross-sectional view of the portion of the semiconductor substrate illustrated in FIGURE 1;

FIGURE 3 is a cross-sectional view of the portion of the semiconductor substrate illustrated in FIGURE 2, showing a semiconductor-germanium deposition step;

FIGURE 4 is a cross-sectional view of the portion of the semiconductor substrate illustrated in FIGURE 3, showing a laser annealing step;

FIGURE 5 is a cross-sectional view of the portion of the semiconductor substrate illustrated in FIGURE 4, showing a semiconductor deposition step; and

10

15

20

25

30

FIGURE 6 is a cross-sectional view of the portion of the integrated circuit illustrated in FIGURE 1, showing a laser annealing step.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

With reference to FIGURE 1, a portion 10 of an integrated circuit (IC) includes a transistor 12 which is disposed on a semiconductor substrate 14, such as, a wafer. Semiconductor substrate 14 is preferably a bulk P-type single crystalline (001) silicon substrate. Alternatively, substrate 14 can be an N-type well in a P-type substrate, or a semiconductor-on-insulator (SOI) substrate, (preferably silicon-on-glass) or other suitable material for transistor 12.

Transistor 12 can be a P-channel or N-channel metal oxide semiconductor field effect transistor (MOSFET). Transistor 12 includes a gate structure 18, a source region 22, and a drain region 24. Regions 22 and 24 extend from a top surface 27 of portion 10 to a bottom 55 in substrate 14. Regions 22 and 24 are preferably 50 nanometers (nm) - 120 nm thick from surface 27 to bottom 55 (junction depth) and include a source extension 23 and a drain extension 25. For an N-channel transistor, regions 22 and 24 are heavily doped with N-type dopants (e.g., $5x10^{19} - 1x10^{20}$ dopants per cubic centimeter). For a P-channel transistor, regions 22 and 24 are heavily doped with P-type dopants (e.g., $5x10^{19} - 1x10^{20}$ dopants per cubic centimeter).

Extensions 23 and 25 are preferably shallow extensions (e.g., junction depth is less than 50 nm (15-40 nm)), which are thinner than regions 22 and 24. Extensions 23 and 25 are connected to regions 22 and 24, respectively, and are disposed partially underneath gate structure 18. Extensions 23 and 25 can be ultra-shallow to help transistor 12 achieve substantial immunity to short-channel effects. Short-channel effects can degrade performance of transistor 12 as well as the manufacturability of the IC associated with transistor 12.

Regions 22 and 24 and extensions 23 and 25 have a concentration of 10^{19} to 10^{20} dopants per cubic centimeter. An appropriate dopant for a P-channel transistor is boron, boron diflouride, or iridium, and an appropriate dopant for an N-channel transistor is arsenic, phosphorous, or antimony.

Gate stack or structure 18 includes a gate dielectric layer 34 and a gate conductor 36. Dielectric layer 34 is preferably comprised of a thermally grown, 15-25 Å thick silicon dioxide material. Alternatively, deposited silicon dioxide, nitride (Si₃N₄) material, or high K gate dielectric materials can be utilized.

5

Gate structure 18 can also include a pair of spacers 38. Spacers 38 can be manufactured in a conventional deposition and etch back process. Preferably, spacers 38 are manufactured from silicon dioxide and are 800-1200Å in height (thick) and 500-1000Å wide. Alternatively, other insulative material such as nitride can be utilized to form spacers 38.

10

Conductor 36 is preferably deposited as polysilicon by chemical vapor deposition (CVD) and etched to form the particular structure for transistor 12. Conductor 36 is preferably doped polysilicon. Alternatively, conductor 36 can be metal, such as a refractory metal, or include germanium to adjust the work function of transistor 12. Gate structure 18 has a height or thickness of 800-1200Å.

15

Gate structure 18 is disposed over a channel region 41. Channel region 41 is specialized to have increased charge carrier mobility. Channel region 41 has a width slightly less than the gate length (e.g., 35 nm-100 nm) and advantageously includes a semiconductor containing germanium. Channel region 41 can include a thin silicon cap layer 43 and a thin silicon germanium layer 45. Alternatively, semiconductor material other than silicon can be utilized in layers 43 and 45. Thus, channel region 41 is comprised of a compound structure including layers 43 and 45. Layer 43 advantageously protects the integrity of layer 34 from the effects of germanium in layer 45. Thus, layer 43 can serve as a cap layer or protection layer above layer 45.

25

20

In a preferred embodiment, layer 45 is 200-500Å thick, and layer 43 is 100-150Å thick. Therefore, layer 45 is located from 100-150Å below top surface 27 of portion 10. Region 41 is preferably less than 60 percent of the depth of regions 22 and 24.

30

Channel region 41 including layers 43 and 45 is preferably almost as deep as extensions 23 and 25. Channel region 41 is significantly shallower than the deep regions (contact locations) associated with source region 22 and drain region 24. Accordingly, sufficient depth is available for making contact to source region

10

15

20

25

30

22 and drain region 24 and yet a thin channel region 41 including silicon germanium layer 45 is attained. The use of layer 45 including germanium allows the mobility of carriers to be approximately 2-5 times larger than a channel region 41 comprised solely of silicon material.

The interface between layer 45 and substrate 14 is preferably extremely sharp in the vertical direction. An ideal design has a very clearly defined border between layer 45 and substrate 14. The mechanical stress associated with layer 45 increases mobility for channel 31 (e.g., stress-enhanced mobility).

A silicide layer, such as, regions 82, can be formed in regions 22 and 24. Regions 82 can be deposited or sputtered on top of source region 22 and drain region 24 for connection to contacts. Metal contacts can be coupled to regions 22 and 24 via regions 82. Conventional metal silicidation techniques can be utilized. For example, titanium silicide, cobalt silicide, tungsten silicide, and other silicides can be utilized.

Siliciding regions 22 and 24 to form regions 82 can consume the portion of regions 22 and 24 that includes germanium (associated with layer 45). Thus, the performance of regions 22 and 24 is not adversely impacted by the presence of germanium.

With reference to FIGURES 1-6, the fabrication of transistor 12, including channel region 41, is described below as follows. The advantageous process allows channel region 41 to include germanium and yet does not require MBE equipment. The process also allows deep source and drain regions 22 and 24 to be formed and yet allows a thin germanium silicon channel region 41 to be formed.

In FIGURE 2, a single crystalline bulk semiconductor substrate 14 is provided. Substrate 14 can be provided as part of a semiconductor wafer.

Substrate 14 is preferably several hundred microns thick (for an eight inch wafer).

In FIGURE 3, low pressure chemical vapor deposition (LPCVD) is utilized to deposit or provide a very thin amorphous semiconductor germanium layer such as an amorphous silicon germanium layer 64 on a top surface 66 of substrate 14. Preferably, layer 64 is deposited as a 200-500Å thick amorphous silicon germanium layer at a temperature of 400-450°C.

10

15

20

25

30

In FIGURE 4, after layer 64 is deposited, layer 64 is subjected to an annealing process. The annealing process changes the structure of layer 64 from an amorphous state to a single crystalline state (e.g., melts layer 64 which subsequently recrystalizes). Preferably, the annealing process is an excimer laser process (e.g., 308 nanometer wavelength) for a pulse duration of several nanoseconds.

The process can raise the temperature of layer 64 to the melting temperature of layer 64 (1100°C for silicon germanium). The melting temperature of layer 64 in the amorphous state is significantly lower than that of substrate 14 which is in a crystalline state. For example, the melting temperature of amorphous silicon germanium is 1100°C and the melting temperature of a single crystalline silicon substrate (C-Si) is 1400°C. Preferably, the laser fluence is controlled so that layer 64 is fully melted and substrate 14 is not melted. After the laser beam is removed, layer 64 is recrystallized as a single crystalline material. Layer 64 corresponds to silicon germanium layer 45 (channel region 41 in Figure 1).

In FIGURE 5, after layer 64 is recrystallized, LPCVD is utilized to provide a very thin amorphous layer 74. Layer 74 is preferably deposited at a temperature of 400-450°C and preferably is a 100-150Å thick amorphous silicon layer. Layer 74 is provided on a top surface 65 of layer 64.

In FIGURE 6, after layer 74 is deposited, layer 74 is subjected to an annealing process. The annealing process changes the structure of layer 74 from an amorphous state to a single crystalline state (e.g., melts layer 74 which subsequently recrystalizes). Preferably, the annealing process is an excimer laser annealing process (e.g., 308 nanometer wavelength for a pulse duration of several nanoseconds). The annealing process can raise the temperature of layer 74 to the melting temperature of layer 74 (1100°C). The melting temperature of layer 74 in the amorphous state is significantly lower than that of layer 64 in the single crystalline state. The melting temperature of amorphous silicon is 1100°C and the melting temperature of single crystalline silicon-germanium is 1400°C. Preferably, the laser fluence is controlled so that layer 74 is fully melted and layer 64 is not melted. After the laser beam is removed, layer 74 is recrystallized as single

10

15

20

25

30

crystalline material. Layer 74 advantageously serves as a cap layer above layer 64. Layer 74 corresponds to cap layer 43 (channel region 41 in Figure 1).

In FIGURE 1, transistor 12 can be substantially completed by conventional semiconductor processing techniques to include gate structure 18 and source and drain regions 22 and 24.

Gate structure 18 is comprised of layer 34 and gate conductor 36.

Gate conductor 36 preferably is 800-1200Å thick, undoped polysilicon material.

Conductor 36 is preferably deposited by a chemical vapor deposition (CVD) process on top of layer 34 which is thermally grown above surface 27 (surface 75 of layer 74 in FIGURE 6). Layer 34 can be thermally grown on substrate 14.

After structure 18, including layers 36 and 34 are formed, substrate 14 can be doped according to a two step doping process to form regions 22 and 24 including extensions 23 and 25. After the first doping step, spacers 38 are formed followed by a second doping step to form the deeper portions of regions 22 and 24. Preferably, the deeper portions of regions 22 and 24 are 500-1200Å deep (e.g., 800-1000Å below surface 27 of substrate 14). In another alternative embodiment, an amorphousizing and doping technique can be utilized to form regions 22 and 24 including extension 23 and 25.

After regions 22 and 24 are formed, a silicidation process forms silicide regions 82 within regions 22 and 24. Regions 82 can be formed by depositing a metal layer and siliciding the metal layer. Generally, sixty-percent of the thickness of the metal layer consumes substrate 14. Preferably, regions 82 extend 25 nm into substrate 14.

After regions 82 are formed, transistor 12 and integrated circuit 10 can be subjected to conventional CMOS processes to form contacts and interconnects. In addition, insulating layers can be provided over transistor 12 to otherwise complete the fabrication of portion 10.

It is understood that while the detailed drawings, specific examples, material types, thicknesses, dimensions, and particular values given provide a preferred exemplary embodiment of the present invention, the preferred exemplary embodiment is for the purpose of illustration only. The method and apparatus of the invention is not limited to the precise details and conditions disclosed. For

example, although specific types of capping layers and semiconductor germanium layers are shown, other structures can be utilized. Various changes may be made to the details disclosed without departing from the spirit of the invention which is defined by the following claims.

1 4 3 9

CLAIMS

	WHAT IS CI	LAIMED IS:
1	1/	A method of manufacturing an integrated circuit, comprising:
2		providing an amorphous semiconductor material including
3	germanium ab	pove a bulk substrate of semiconductor material;
4		annealing the amorphous semiconductor material to form a single
5	crystalline ser	niconductor layer containing germanium; and
6		doping the single crystalline semiconductor layer and the substrate at
7	a source locat	ion and a drain location to form a source region and a drain region,
8	whereby a cha	annel region between the source region and the drain region includes a
9	thin semicond	uctor germanium region.
1	2.	The method of claim 1 further comprising:
2		before the doping step, providing a cap layer above the amorphous
3	semiconducto	r layer.
1	3.	The method of claim 2 further comprising:
2		after the providing a cap layer step, providing a gate structure
3	between the s	ource location and the drain location.
1	4.	The method of claim 3, wherein the cap layer is an amorphous
2	semiconducto	r layer.
1	5.	The method of claim 4, further comprising:
2		before the doping step, annealing the cap layer.
1	6.	The method of claim 4, wherein the amorphous semiconductor layer
2	includes silic	on.
1	7.	The method of claim 1, wherein the bulk substrate includes single

.770699.4

crystalline silicon.

1	8.	The method of claim 1, wherein the amorphous semiconductor layer
2	includes silic	on germanium.
1	9.	The method of claim 7, wherein the amorphous semiconductor layer
2	includes silic	on germanium.
1	10.	The method of claim 9, wherein the annealing step takes place at a
2	temperature	sufficient to melt the amorphous semiconductor layer and is below the
3	melting temp	perature of the substrate.
1	11.	The method of claim 10, wherein the annealing step is performed by
2	an excimer la	aser.
3	12.	A method of manufacturing an ultra-large scale integrated circuit
4	<i>L</i>	ransistor, the method comprising steps of:
5		depositing an amorphous silicon germanium material above a top
6	surface of a	semiconductor substrate;
7		annealing the amorphous silicon germanium material;
8		depositing an amorphous silicon material above the silicon
9	germanium r	naterial;
10		annealing the amorphous silicon material; and
11		providing a source region and a drain region for the transistor, the
12	source region	n and the drain region being deeper than a combined thickness of the
13	silicon germ	anium material and the silicon material.
1	13.	The method of claim 12, further comprising:
2		providing a gate structure before providing a source region and a
3	drain region	step.
1	14.	The method of claim 12, further comprising:
2		providing an oxide layer over the silicon material after the second
3	annealing sto	ep.

The method of claim 12, wherein the silicon germanium material is a

1	15. The method of claim 12, wherein the silicon germanium material is a
2	single crystalline layer after the first annealing step.
1	16. The method of claim 12, wherein the silicon material is a single
2	crystalline layer after the second annealing step.
1	17. The method of claim 12, wherein the silicon material is 100-150Å
2	thick.
1	18. The method of claim 12, wherein the annealing temperature for the
2	first and second annealing steps is at or above 1100°C and below 1400°C.
1	A process of forming a transistor with a silicon germanium channel
2	region, the process comprising:
3	depositing a thin amorphous silicon germanium material above a top
4	surface of a semiconductor substrate;
5	annealing the silicon germanium material to form single crystalline
6	silicon germanium material;
7	depositing a thin amorphous silicon material above the single
8	crystalline silicon germanium material;
9	annealing the silicon material to form single crystalline silicon
10	material; and
11	providing a source region and a drain region for the transistor, the
12	source region and the drain region extending into the substrate.
1	20. The process of claim 19, wherein the silicon germanium material is
2	200-500Å thick.
1	21. The process of claim 20, wherein the silicon material is 100-150Å
2	thick.
1	22. The process of claim 19, wherein the annealing steps are excimer
	laser annealing steps.
2	laser aimeaning steps.

12 01.770699.4

15.

1	23.	The process of claim 22,	wherein the	excimer	laser	annealing	steps
2	use a wavelen	gth of 308 nanometers.					

- 24. The process of claim 23, the source and drain regions each including an extension.
- A transistor comprising a source and drain region and a channel region, the source and drain regions being at least partially disposed in a bulk semiconductor substrate, the channel region being disposed between the source and drain regions, the channel region including a silicon germanium layer and a silicon cap layer.
- 26. The transistor of claim 21, wherein the source and drain regions are silicided to eliminate any effect of germanium in the source and drain regions.

ABSTRACT

A method of manufacturing an integrated circuit includes providing an amorphous semiconductor material including germanium, annealing the amorphous semiconductor material, and doping to form a source location and a drain location. The semiconductor material containing germanium can increase the charge mobility associated with the transistor.





Figure 1



ļ

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I HEREBY DECLARE:

THAT my residence, post office address, and citizenship are as stated below next to my name;

THAT I believe I am the original, first, and sole inventor (if only one inventor is named below) or an original, first, and joint inventor (if plural inventors are named below or in an attached Declaration) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A PROCESS FOR MANUFACTURING TRANSISTORS HAVING SILICON/GERMANIUM CHANNEL REGIONS (Attorney Docket No. 39153/256 (F0113)) the specification of which (check one) _____ is attached hereto. ____ was filed on _____ as United States Application Number or PCT International Application Number _____ and was amended on _____ (if applicable).

THAT I do not know and do not believe that the same invention was ever known or used by others in the United States of America, or was patented or described in any printed publication in any country, before I (we) invented it;

THAT I do not know and do not believe that the same invention was patented or described in any printed publication in any country, or in public use or on sale in the United States of America, for more than one year prior to the filing date of this United States application;

THAT I do not know and do not believe that the same invention was first patented or made the subject of an inventor's certificate that issued in any country foreign to the United States of America before the filing date of this United States application if the foreign application was filed by me (us), or by my (our) legal representatives or assigns, more than twelve months (six months for design patents) prior to the filing date of this United States application;

THAT I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment specifically referred to above;

THAT I believe that the above-identified specification contains a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the invention, and sets forth the best mode contemplated by me of carrying out the invention; and

THAT I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I HEREBY CLAIM foreign priority benefits under Title 35, United States Code §119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number	Country	Foreign Filing Date	Priority Claimed?	Certified Copy Attached?

I HEREBY CLAIM the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.

Filing Date

I HEREBY CLAIM the benefit under Title 35, United States Code, §120 of any United States application(s), or § 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. Parent Application Number	PCT Parent Application Number	Parent Filing Date	Parent Patent Number

I HEREBY APPOINT the following registered attorneys and agents of the law firm of FOLEY & LARDNER:

RUSSELL J. BARRON	Reg. No.	29,512
DAVID J. BATES	Reg. No.	39,902
STEVEN C. BECKER	Reg. No.	42,308
DOUGLAS A. BOEHM	Reg. No.	32,014
EDWARD W. BROWN	Reg. No.	22,022
CHARLES G. CARTER	Reg. No.	35,093
ALISTAIR K. CHAN	Reg. No.	44,603
JOHN C. COOPER III	Reg. No.	26,416
JEFFREY N. COSTAKOS	Reg. No.	34,144

WILLIAM J. DICK	Reg. No.	22,205	
BARRY L. GROSSMAN	Reg. No.	30,844	
PAUL S. HUNTER	Reg. No.	44,787	
KATHERINE D. LEE	Reg. No.	44,865	
KEITH D. LINDENBAUM	Reg. No.	40,365	
DAVID G. LUETTGEN	Reg. No.	39,282	
RICHARD J. MC KENNA	Reg. No.	35,610	
JAMES G. MORROW	Reg. No.	32,505	
RICHARD B. O'PLANICK	Reg. No.	29,096	
TODD A. RATHE	Reg. No.	38,276	
MICHAEL D. RECHTIN	Reg. No.	30,128	
CHRISTOPHER M. TUROSKI	Reg. No.	44,456	
JAMES A. WILKE	Reg. No.	34,279	
JOSEPH N. ZIEBERT	Reg. No.	35,421	
WALTER E. ZIMMERMAN	Reg. No.	40,883	

along with the following registered attorneys and agents of ADVANCED MICRO DEVICES, INC.:

ELIZABETH A. APPERLEY	Reg. No.	36,428
PAUL S. DRAKE	Reg. No.	33,491
VINCENZO D. PITRUZZELLA	Reg. No.	28,656
LOUIS A. RILEY	Reg. No.	39,817
RICHARD J. RODDY	Reg. No.	27,688
WILLIAM D. ZAHRT II	Reg. No.	26,070

to have full power to prosecute this application and any continuations, divisions, reissues, and reexaminations thereof, to receive the patent, and to transact all business in the United States Patent and Trademark Office connected therewith.

and I request that all correspondence be directed to:

Joseph N. Ziebert
FOLEY & LARDNER
Firstar Center
777 East Wisconsin Avenue
Milwaukee, Wisconsin 53202-5367

Telephone: (414) 297-5768 Facsimile: (414) 297-4900

I UNDERSTAND AND AGREE THAT the foregoing attorneys and agents appointed by me to prosecute this application do not personally represent me or my legal interests, but instead represent the interests of the legal owner(s) of the invention described in this application.

I FURTHER DECLARE THAT all statements made herein of my own knowledge are true, and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Bin Yu
Sunnyvale, CA
China
1331 S. Wolfe Road, Sunnyvale, CA 94087
B. Y
6/21/2000